A parallel adaptive P3M code with hierarchical particle reordering
نویسندگان
چکیده
منابع مشابه
A parallel adaptive P3M code with hierarchical particle reordering
We discuss the design and implementation of HYDRA OMP a parallel implementation of the Smoothed Particle Hydrodynamics–Adaptive PM (SPH-APM) code HYDRA. The code is designed primarily for conducting cosmological hydrodynamic simulations and is written in Fortran77+OpenMP. A number of optimizations for RISC processors and SMP-NUMA architectures have been implemented, the most important optimizat...
متن کاملHierarchical Parallel Evaluation of a Hamming Code
The Hamming code is a well-known error correction code and can correct a single error in an input vector of size n bits by adding log n parity checks. A new parallel implementation of the code is presented, using a hierarchical structure of n processors in log n layers. All the processors perform similar simple tasks, and need only a few bytes of internal memory.
متن کاملInstruction Reordering for Code Compression
Runtime executable code compression is a method which uses standard data compression methods and binary machine code transformations to achieve smaller file size, yet maintaining the ability to execute the compressed file as a regular executable. With a disassembler, an almost perfect instructional and functional level disassembly can be generated. Using the structural information of the compil...
متن کاملSNSPH: A Parallel 3-D Smoothed Particle Radiation Hydrodynamics Code
We provide a description of the SNSPH code—a parallel 3-dimensional radiation hydrodynamics code implementing treecode gravity, smooth particle hydrodynamics, and flux-limited diffusion transport schemes. We provide descriptions of the physics and parallelization techniques for this code. We present performance results on a suite of code tests (both standard and new), showing the versatility of...
متن کاملA Parallel Particle-In-Cell Code For Heterogeneous Hardware
An evaluation for a parallel Particle-In-Cell code leveraging heterogeneous hardware is presented. Two parallelization strategies are investigated on Intel R © Xeon Phi TM coprocessors. Hybrid parallelization is implemented to support optional workload offloading to coprocessors. A performance model is applied to load balance heterogeneous setups. Performance measurements of a benchmark show th...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Computer Physics Communications
سال: 2006
ISSN: 0010-4655
DOI: 10.1016/j.cpc.2005.12.001